Handwritten-Digit-Recognition-Painter

Handwritten-Digit-Recognition-Painter

j3soon

A handwritten digit recognition painter implementation on Basys 3 Artix-7 FPGA using Verilog.

17 Stars
5 Forks
17 Watchers
VHDL Language
Cost to Build
$2.27M
Market Value
$2.41M

Growth over time

7 data points  ·  2021-07-01 → 2023-05-01
Stars Forks Watchers
💬

How do you feel about this project?

Ask AI about Handwritten-Digit-Recognition-Painter

Question copied to clipboard

What is the j3soon/Handwritten-Digit-Recognition-Painter GitHub project? Description: "A handwritten digit recognition painter implementation on Basys 3 Artix-7 FPGA using Verilog.". Written in VHDL. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone Handwritten-Digit-Recognition-Painter

Clone via HTTPS

git clone https://github.com/j3soon/Handwritten-Digit-Recognition-Painter.git

Clone via SSH

[email protected]:j3soon/Handwritten-Digit-Recognition-Painter.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the Handwritten-Digit-Recognition-Painter issue tracker:

Open GitHub Issues