Micro-processor-Design-Verification

Micro-processor-Design-Verification

ShwetaKiranTotla

Design Verification of Flash, UART, and SDRAM controller for a 32 bit embedded RISC microprocessor using cocotb.

5 Stars
0 Forks
5 Watchers
Verilog Language
Cost to Build
$5.2K
Market Value
$3.6K

Growth over time

1 data points  ·  2025-08-05 → 2025-08-05
Stars Forks Watchers
💬

How do you feel about this project?

Ask AI about Micro-processor-Design-Verification

Question copied to clipboard

What is the ShwetaKiranTotla/Micro-processor-Design-Verification GitHub project? Description: "Design Verification of Flash, UART, and SDRAM controller for a 32 bit embedded RISC microprocessor using cocotb.". Written in Verilog. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone Micro-processor-Design-Verification

Clone via HTTPS

git clone https://github.com/ShwetaKiranTotla/Micro-processor-Design-Verification.git

Clone via SSH

[email protected]:ShwetaKiranTotla/Micro-processor-Design-Verification.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the Micro-processor-Design-Verification issue tracker:

Open GitHub Issues