SideLine is a novel power side-channel vector based on delay-line components widely implemented in high-end SoC.
What is the Remote-HWA/SideLine_Zynq GitHub project? Description: "SideLine is a novel power side-channel vector based on delay-line components widely implemented in high-end SoC.". Written in C. Explain what it does, its main use cases, key features, and who would benefit from using it.
Question is copied to clipboard — paste it after the AI opens.
Clone via HTTPS
Clone via SSH
Download ZIP
Download master.zipReport bugs or request features on the SideLine_Zynq issue tracker:
Open GitHub Issues