arithmetic-encoder-av1

arithmetic-encoder-av1

tuliopereirab

This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware architecture to accelerate the AV1 arithmetic encoder.

38 Stars
6 Forks
3 Watchers
Verilog Language
other License
86.6 SrcLog Score
Cost to Build
$733.5K
Market Value
$881.3K

Growth over time

3 data points  ·  2023-05-01 → 2026-07-01
Stars Forks Watchers
💬

How do you feel about this project?

Ask AI about arithmetic-encoder-av1

Question copied to clipboard

What is the tuliopereirab/arithmetic-encoder-av1 GitHub project? Description: "This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware architecture to accelerate the AV1 arithmetic encoder.". Written in Verilog. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone arithmetic-encoder-av1

Clone via HTTPS

git clone https://github.com/tuliopereirab/arithmetic-encoder-av1.git

Clone via SSH

[email protected]:tuliopereirab/arithmetic-encoder-av1.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the arithmetic-encoder-av1 issue tracker:

Open GitHub Issues