awesome-riscv

suryakantamangaraj

RISC-V: Open-source instruction set architecture based on reduced instruction set computer principles.

hardware

View on GitHub

346 Stars

32 Forks

346 Watchers

cc0-1.0 License

100 SrcLog Score

Cost to Build

$4.7K

Market Value

$16.2K

How is this calculated?

Growth over time

3 data points · 2026-04-07 → 2026-04-21

Stars Forks Watchers

💬

How do you feel about this project?

Ask AI about awesome-riscv

Question copied to clipboard

What is the suryakantamangaraj/awesome-riscv GitHub project? Description: "RISC-V: Open-source instruction set architecture based on reduced instruction set computer principles.". Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone awesome-riscv

Clone via HTTPS

git clone https://github.com/suryakantamangaraj/awesome-riscv.git

Clone via SSH

[email protected]:suryakantamangaraj/awesome-riscv.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the awesome-riscv issue tracker:

Open GitHub Issues

Similar to awesome-riscv

anypixel Marketing-for-Engineers gobot node-serialport openvr platformio-core awesome-electronics Hackintosh-Installer-University librealsense blynk-library lelylan blynk-server periph pyusb awesome-vehicle-security NyuziProcessor go-hardware Neural-Networks-on-Silicon UsbSerial pgtune wrmhl platformio-atom-ide ansible-provisioning w1thermsensor attifyos PipeCNN trezor-mcu node-escpos trezor-agent msi-keyboard