axi

pulp-platform

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

hardware

View on GitHub

1.7k Stars

373 Forks

40 Watchers

SystemVerilog Language

other License

100 SrcLog Score

Cost to Build

$1.03M

Market Value

$5.90M

How is this calculated?

Growth over time

11 data points · 2021-07-01 → 2026-09-01

Stars Forks Watchers

💬

How do you feel about this project?

Ask AI about axi

Question copied to clipboard

What is the pulp-platform/axi GitHub project? Description: "AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication". Written in SystemVerilog. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone axi

Clone via HTTPS

git clone https://github.com/pulp-platform/axi.git

Clone via SSH

[email protected]:pulp-platform/axi.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the axi issue tracker:

Open GitHub Issues

Similar to axi

anypixel Marketing-for-Engineers gobot node-serialport openvr platformio-core awesome-electronics Hackintosh-Installer-University librealsense blynk-library lelylan blynk-server periph pyusb awesome-vehicle-security NyuziProcessor go-hardware Neural-Networks-on-Silicon UsbSerial pgtune wrmhl platformio-atom-ide ansible-provisioning w1thermsensor attifyos PipeCNN trezor-mcu node-escpos trezor-agent msi-keyboard