axiplasma

axiplasma

plasoc

AXI/MIPS SoC developed in VHDL with FreeRTOS port. Capable of running either preemptively or cooperatively.

6 Stars
1 Forks
6 Watchers
VHDL Language
mit License
Cost to Build
$15.96M
Market Value
$10.75M

Growth over time

5 data points  ·  2021-08-01 → 2022-09-01
Stars Forks Watchers
💬

How do you feel about this project?

Ask AI about axiplasma

Question copied to clipboard

What is the plasoc/axiplasma GitHub project? Description: "AXI/MIPS SoC developed in VHDL with FreeRTOS port. Capable of running either preemptively or cooperatively.". Written in VHDL. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone axiplasma

Clone via HTTPS

git clone https://github.com/plasoc/axiplasma.git

Clone via SSH

[email protected]:plasoc/axiplasma.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the axiplasma issue tracker:

Open GitHub Issues