cgra-routing

cgra-routing

lesc-ufv

SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.

9 Stars
1 Forks
9 Watchers
Verilog Language
Cost to Build
$678.5K
Market Value
$523.3K

Growth over time

7 data points  ·  2021-07-01 → 2023-05-01
Stars Forks Watchers
💬

How do you feel about this project?

Ask AI about cgra-routing

Question copied to clipboard

What is the lesc-ufv/cgra-routing GitHub project? Description: "SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.". Written in Verilog. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone cgra-routing

Clone via HTTPS

git clone https://github.com/lesc-ufv/cgra-routing.git

Clone via SSH

[email protected]:lesc-ufv/cgra-routing.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the cgra-routing issue tracker:

Open GitHub Issues