dsaves-hdl

dsaves-hdl

dsaves

This library contains simple hardware designs in VHDL and SystemVerilog. It will be expanded to include common synchronizers and encryption hardware.

hardware
View on GitHub
3 Stars
0 Forks
3 Watchers
VHDL Language
mit License
Cost to Build
$66.8K
Market Value
$29.4K
How is this calculated?

Growth over time

1 data points  ·  2021-07-30 → 2021-07-30
Stars Forks Watchers
💬

How do you feel about this project?

Ask AI about dsaves-hdl

Question copied to clipboard

What is the dsaves/dsaves-hdl GitHub project? Description: "This library contains simple hardware designs in VHDL and SystemVerilog. It will be expanded to include common synchronizers and encryption hardware.". Written in VHDL. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone dsaves-hdl

Clone via HTTPS

git clone https://github.com/dsaves/dsaves-hdl.git

Clone via SSH

[email protected]:dsaves/dsaves-hdl.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the dsaves-hdl issue tracker:

Open GitHub Issues

Similar to dsaves-hdl

anypixel Marketing-for-Engineers gobot node-serialport openvr platformio-core awesome-electronics Hackintosh-Installer-University librealsense blynk-library lelylan blynk-server periph pyusb awesome-vehicle-security NyuziProcessor go-hardware Neural-Networks-on-Silicon UsbSerial pgtune wrmhl platformio-atom-ide ansible-provisioning w1thermsensor attifyos PipeCNN trezor-mcu node-escpos trezor-agent msi-keyboard