fifo

fifo

iammituraj

Synchronous FIFOs designed in Verilog/System Verilog.

25 Stars
8 Forks
25 Watchers
SystemVerilog Language
100 SrcLog Score
Cost to Build
$4.1K
Market Value
$8.3K

Growth over time

2 data points  ·  2026-04-13 → 2026-04-21
Stars Forks Watchers
💬

How do you feel about this project?

Ask AI about fifo

Question copied to clipboard

What is the iammituraj/fifo GitHub project? Description: "Synchronous FIFOs designed in Verilog/System Verilog.". Written in SystemVerilog. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone fifo

Clone via HTTPS

git clone https://github.com/iammituraj/fifo.git

Clone via SSH

[email protected]:iammituraj/fifo.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the fifo issue tracker:

Open GitHub Issues