aukhalid

aukhalid

👤 Developer

1 repository on SrcLog

View on GitHub
1 Repos
2 Stars
0 Forks
0 Watchers

Repositories (1)

sv-common-ip-library aukhalid/sv-common-ip-library SystemVerilog

A highly robust, fully parameterizable SystemVerilog RTL and Design Verification (DV) infrastructure library. This repository serves as the foundational hardware block layer, enforcing strict IP Reuse principles identical to industrial ASIC/FPGA product rollouts.

2