chenyuliu577-cyber

chenyuliu577-cyber

👤 Developer

1 repository on SrcLog

View on GitHub
1 Repos
162 Stars
34 Forks
2 Watchers

🏆 Show off this rank

chenyuliu577-cyber on SrcLog (holo style)

Add it to a GitHub README or profile — the card updates as the ranking changes:

Repositories (1)

jyd-rv32i-fpga-core chenyuliu577-cyber/jyd-rv32i-fpga-core SystemVerilog

Educational RV32I FPGA CPU/SoC project organized for JYD RISC-V contest-style Vivado reconstruction and verification.

162