miltosmac

Accelerated Stencil Computation with Optimized Dataflow Architecture on FPGAs

An Optimal Microarchitecture for Stencil Computation Acceleration Based on Nonuniform Partitioning of Data Reuse Buffers on FPGAs