logic

tymonx

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

cpp

View on GitHub

208 Stars

47 Forks

208 Watchers

SystemVerilog Language

apache-2.0 License

Cost to Build

$59.1K

Market Value

$116.8K

How is this calculated?

Growth over time

5 data points · 2021-08-01 → 2022-09-01

Stars Forks Watchers

💬

How do you feel about this project?

Ask AI about logic

Question copied to clipboard

What is the tymonx/logic GitHub project? Description: "CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.". Written in SystemVerilog. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone logic

Clone via HTTPS

git clone https://github.com/tymonx/logic.git

Clone via SSH

[email protected]:tymonx/logic.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the logic issue tracker:

Open GitHub Issues

Similar to logic

awesome-cpp project-based-learning infer openpose openage solidity tinyrenderer modern-cpp-features LeetCode yuzu dolphin compiler-explorer antlr4 BackgroundMusic citra vcpkg cython aleth cpprestsdk MuseScore modern-cpp-tutorial pcl milewski-ctfp-pdf awesome-modern-cpp osrm-backend javacpp pcsx2 algorithms_and_data_structures arrayfire conan