NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers
What is the matutani/nocgen GitHub project? Description: "NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers". Written in Perl. Explain what it does, its main use cases, key features, and who would benefit from using it.
Question is copied to clipboard — paste it after the AI opens.
Clone via HTTPS
Clone via SSH
Download ZIP
Download master.zipReport bugs or request features on the nocgen issue tracker:
Open GitHub Issues