PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
What is the spcl/pspin GitHub project? Description: "PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing". Written in SystemVerilog. Explain what it does, its main use cases, key features, and who would benefit from using it.
Question is copied to clipboard — paste it after the AI opens.
Clone via HTTPS
Clone via SSH
Download ZIP
Download master.zipReport bugs or request features on the pspin issue tracker:
Open GitHub Issues