sv-uvm-style-guide

sv-uvm-style-guide

hexkDotCom

SystemVerilog/UVM coding style guide for verification engineers and AI coding assistants.

0 Stars
0 Forks
0 Watchers
apache-2.0 License
30 SrcLog Score
Cost to Build
$834
Market Value
$500

Growth over time

1 data points  ·  2026-10-10 → 2026-10-10
Stars Forks Watchers
💬

How do you feel about this project?

Ask AI about sv-uvm-style-guide

Question copied to clipboard

What is the hexkDotCom/sv-uvm-style-guide GitHub project? Description: "SystemVerilog/UVM coding style guide for verification engineers and AI coding assistants.". Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone sv-uvm-style-guide

Clone via HTTPS

git clone https://github.com/hexkDotCom/sv-uvm-style-guide.git

Clone via SSH

[email protected]:hexkDotCom/sv-uvm-style-guide.git

Download ZIP

Download main.zip

Found an issue?

Report bugs or request features on the sv-uvm-style-guide issue tracker:

Open GitHub Issues