verilog

seldridge

Repository for basic (and not so basic) Verilog blocks with high re-use potential

hardware

View on GitHub

619 Stars

143 Forks

619 Watchers

Verilog Language

apache-2.0 License

100 SrcLog Score

Cost to Build

$6.5K

Market Value

$15.5K

How is this calculated?

Growth over time

8 data points · 2021-07-01 → 2026-04-01

Stars Forks Watchers

💬

How do you feel about this project?

Ask AI about verilog

Question copied to clipboard

What is the seldridge/verilog GitHub project? Description: "Repository for basic (and not so basic) Verilog blocks with high re-use potential". Written in Verilog. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone verilog

Clone via HTTPS

git clone https://github.com/seldridge/verilog.git

Clone via SSH

[email protected]:seldridge/verilog.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the verilog issue tracker:

Open GitHub Issues

Similar to verilog

anypixel Marketing-for-Engineers gobot node-serialport openvr platformio-core awesome-electronics Hackintosh-Installer-University librealsense blynk-library lelylan blynk-server periph pyusb awesome-vehicle-security NyuziProcessor go-hardware Neural-Networks-on-Silicon UsbSerial pgtune wrmhl platformio-atom-ide ansible-provisioning w1thermsensor attifyos PipeCNN trezor-mcu node-escpos trezor-agent msi-keyboard