x86-core

poolmaster

A gate-level implementation of x86-subset core in Verilog HDL

x86

View on GitHub

0 Stars

0 Forks

0 Watchers

Verilog Language

Cost to Build

$36.8K

Market Value

$2.2K

How is this calculated?

Growth over time

1 data points · 2021-07-30 → 2021-07-30

Stars Forks Watchers

💬

How do you feel about this project?

Ask AI about x86-core

Question copied to clipboard

What is the poolmaster/x86-core GitHub project? Description: "A gate-level implementation of x86-subset core in Verilog HDL". Written in Verilog. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone x86-core

Clone via HTTPS

git clone https://github.com/poolmaster/x86-core.git

Clone via SSH

[email protected]:poolmaster/x86-core.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the x86-core issue tracker:

Open GitHub Issues

Similar to x86-core

x64dbg RE-for-beginners reactos v86 capstone plasma unicorn asmjit mcsema barf-project VisualMASM edb-debugger keystone SmallerC bap rappel reicast-emulator likwid steed keypatch x86-assembly-cheat reverse-engineering-reference-manual cross arm_now FlingOS mnist-android-tensorflow y86 The_Holy_Book_of_X86 mini-c WinREPL