Cross-platform SIMD assembler that emits unified vector instructions to native x86, ARM, and RISC-V machine code.
What is the zer0condition/xSIMD GitHub project? Description: "Cross-platform SIMD assembler that emits unified vector instructions to native x86, ARM, and RISC-V machine code.". Written in C. Explain what it does, its main use cases, key features, and who would benefit from using it.
Question is copied to clipboard — paste it after the AI opens.
Clone via HTTPS
Clone via SSH
Download ZIP
Download master.zipReport bugs or request features on the xSIMD issue tracker:
Open GitHub Issues