CNN-Implementation-in-Verilog

CNN-Implementation-in-Verilog

boaaaang

Convolutional Neural Network RTL-level Design

image-processing
View on GitHub
87 Stars
20 Forks
2 Watchers
Verilog Language
100 SrcLog Score
Cost to Build
$1.94M
Market Value
$2.92M
How is this calculated?

Growth over time

3 data points  ·  2026-07-26 → 2026-09-07
Stars Forks Watchers
💬

How do you feel about this project?

Ask AI about CNN-Implementation-in-Verilog

Question copied to clipboard

What is the boaaaang/CNN-Implementation-in-Verilog GitHub project? Description: "Convolutional Neural Network RTL-level Design". Written in Verilog. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone CNN-Implementation-in-Verilog

Clone via HTTPS

git clone https://github.com/boaaaang/CNN-Implementation-in-Verilog.git

Clone via SSH

[email protected]:boaaaang/CNN-Implementation-in-Verilog.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the CNN-Implementation-in-Verilog issue tracker:

Open GitHub Issues

Similar to CNN-Implementation-in-Verilog

opencv smartcrop.js sharp caire cropper glide-transformations Pillow cropperjs filepond darkflow Blurry framework NYXImagesKit Crunch Halide scikit-image google-images-download TOCropViewController SimpleCV ImageSharp nude.js imaginary bild sketch-code essential-image-optimization thumbnailator TinyCrayon-iOS-SDK picasso-transformations Typefont Is-Now-Illegal