E3042-VLSI-Design

priyanshscpp

RISC_V x32 enhanced for AI/ML Neural Networking and Signal Processing

amd

View on GitHub

1 Stars

0 Forks

1 Watchers

Verilog Language

mit License

45.1 SrcLog Score

Cost to Build

$2.9K

Market Value

$902

How is this calculated?

Growth over time

3 data points · 2026-04-10 → 2026-04-25

Stars Forks Watchers

💬

How do you feel about this project?

Ask AI about E3042-VLSI-Design

Question copied to clipboard

What is the priyanshscpp/E3042-VLSI-Design GitHub project? Description: "RISC_V x32 enhanced for AI/ML Neural Networking and Signal Processing". Written in Verilog. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone E3042-VLSI-Design

Clone via HTTPS

git clone https://github.com/priyanshscpp/E3042-VLSI-Design.git

Clone via SSH

[email protected]:priyanshscpp/E3042-VLSI-Design.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the E3042-VLSI-Design issue tracker:

Open GitHub Issues

Similar to E3042-VLSI-Design

webpack madge steal wufuc conditioner awesome-vulkan esl zydis staxrip pyopencl coriander lodjs easytimer.js ocl angular-async-loader node-dependency-tree purge-wrangler require-vuejs GatelessGateSharp SimpleSvm set-egpu parenchyma node-precinct TypeScript-AMD-Boilerplate ScanTree awesome-d3d12 Tensile generator-module-boilerplate akase romania-choropleth