MHRC-Bench hardware code completion test split (Chisel, SystemVerilog, VHDL, HLS) - snapshot of hf:Zanehpn/MHRC-Bench
What is the chihyu-wang-tsmc/MHRC-Bench GitHub project? Description: "MHRC-Bench hardware code completion test split (Chisel, SystemVerilog, VHDL, HLS) - snapshot of hf:Zanehpn/MHRC-Bench". Explain what it does, its main use cases, key features, and who would benefit from using it.
Question is copied to clipboard — paste it after the AI opens.
Add it to a GitHub README or profile — the card updates as the ranking changes:
Clone via HTTPS
Clone via SSH
Download ZIP
Download main.zipReport bugs or request features on the MHRC-Bench issue tracker:
Open GitHub Issues