axi_mmcm_phase_ctrl

axi_mmcm_phase_ctrl

GhlHub

Small axi slave for controlling the MMCM to phase shift output clocks.

0 Stars
0 Forks
0 Watchers
Verilog Language
30 SrcLog Score
Cost to Build
$500
Market Value
$500

Growth over time

1 data points  ·  2026-04-25 → 2026-04-25
Stars Forks Watchers
💬

How do you feel about this project?

Ask AI about axi_mmcm_phase_ctrl

Question copied to clipboard

What is the GhlHub/axi_mmcm_phase_ctrl GitHub project? Description: "Small axi slave for controlling the MMCM to phase shift output clocks.". Written in Verilog. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone axi_mmcm_phase_ctrl

Clone via HTTPS

git clone https://github.com/GhlHub/axi_mmcm_phase_ctrl.git

Clone via SSH

[email protected]:GhlHub/axi_mmcm_phase_ctrl.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the axi_mmcm_phase_ctrl issue tracker:

Open GitHub Issues