fsm-digital-timekeeping-fpga

fsm-digital-timekeeping-fpga

gurramrobin

FSM-Based Multi-mode Digital Time Keeping System implemented in Verilog HDL for Basys 3 FPGA

1 Stars
0 Forks
0 Watchers
Verilog Language
mit License
30 SrcLog Score
Cost to Build
$38.5K
Market Value
$15.7K

Growth over time

2 data points  ·  2026-09-13 → 2026-10-09
Stars Forks Watchers
💬

How do you feel about this project?

Ask AI about fsm-digital-timekeeping-fpga

Question copied to clipboard

What is the gurramrobin/fsm-digital-timekeeping-fpga GitHub project? Description: "FSM-Based Multi-mode Digital Time Keeping System implemented in Verilog HDL for Basys 3 FPGA". Written in Verilog. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

🏆 Show off this rank

gurramrobin/fsm-digital-timekeeping-fpga on SrcLog (holo style)

Add it to a GitHub README or profile — the card updates as the ranking changes:

How to clone fsm-digital-timekeeping-fpga

Clone via HTTPS

git clone https://github.com/gurramrobin/fsm-digital-timekeeping-fpga.git

Clone via SSH

[email protected]:gurramrobin/fsm-digital-timekeeping-fpga.git

Download ZIP

Download main.zip

Found an issue?

Report bugs or request features on the fsm-digital-timekeeping-fpga issue tracker:

Open GitHub Issues