1 repository on SrcLog
Add it to a GitHub README or profile β the card updates as the ranking changes:
FSM-Based Multi-mode Digital Time Keeping System implemented in Verilog HDL for Basys 3 FPGA