WangXuan95

WangXuan95

👤 Developer

7 repositories on SrcLog

View on GitHub
7 Repos
1.4k Stars
229 Forks
1.4k Watchers

Repositories (7)

FPGA-USB-Device WangXuan95/FPGA-USB-Device Verilog

An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-speed) device端控制器,可实现USB串口、USB摄像头、USB音频、U盘、USB键盘等设备,只需要3个FPGA普通IO,而不需要额外的接口芯片。

878
FPGA-Gzip-compressor WangXuan95/FPGA-Gzip-compressor Verilog

An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). 基于FPGA的GZIP压缩器。输入原始数据,输出标准的GZIP格式,即常见的 .gz / .tar.gz 文件的格式。

154
FPGA-LZMA-compressor WangXuan95/FPGA-LZMA-compressor Verilog

An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。

90
TinyZZZ WangXuan95/TinyZZZ C

TinyZZZ includes GZIP, LZ4, ZSTD, LZMA compression algorithms written in C language, unlike the official code, this code mainly focuses on simplicity and easy to understand.

76
Image-Compression-Benchmark WangXuan95/Image-Compression-Benchmark Python

A comparison of many lossless image compression formats.

64
ImCvt WangXuan95/ImCvt C

A lightweight image converter which supports PNG, PNM, BMP, QOI, JPEG-LS, and H.265 intra-frame.

57
Verilog-UART WangXuan95/Verilog-UART SystemVerilog

3 independent modules for FPGA: UART receiver, UART transmitter, UART interactive debugger. 3个独立模块:UART接收器、UART发送器、UART交互式调试器。

36