Hardware-acceleration-of-chess-engine
dejangrubisic/Hardware-acceleration-of-chess-engine
HTML
This project makes one hardware-software co-design solution of chess engine accelerator. For design it is used VHDL, description of system SystemC and functional verification SystemVerilog