3 repositories on SrcLog
A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
Vim plugin to create visual leader key menu