1 repository on SrcLog
Systolic array-based Matrix Profile Computation implemented in Vitis™ HLS for Xilinx FPGAs.