iir-audio-filter-fpga

iir-audio-filter-fpga

gabrielebaris

Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA

12 Stars
2 Forks
12 Watchers
VHDL Language
mit License
95.2 SrcLog Score
Cost to Build
$199.7K
Market Value
$177.9K

Growth over time

7 data points  ·  2021-08-01 → 2026-04-01
Stars Forks Watchers
💬

How do you feel about this project?

Ask AI about iir-audio-filter-fpga

Question copied to clipboard

What is the gabrielebaris/iir-audio-filter-fpga GitHub project? Description: "Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA". Written in VHDL. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone iir-audio-filter-fpga

Clone via HTTPS

git clone https://github.com/gabrielebaris/iir-audio-filter-fpga.git

Clone via SSH

[email protected]:gabrielebaris/iir-audio-filter-fpga.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the iir-audio-filter-fpga issue tracker:

Open GitHub Issues