pydesignflow

pydesignflow

TobiasKaiser

Micro-Framework for FPGA / VLSI Design Flow in Python

5 Stars
4 Forks
3 Watchers
Python Language
apache-2.0 License
56.1 SrcLog Score
Cost to Build
$5.7K
Market Value
$6.2K

Growth over time

7 data points  ·  2023-02-01 → 2026-10-01
Stars Forks Watchers
💬

How do you feel about this project?

Ask AI about pydesignflow

Question copied to clipboard

What is the TobiasKaiser/pydesignflow GitHub project? Description: "Micro-Framework for FPGA / VLSI Design Flow in Python". Written in Python. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

🏆 Show off this rank

TobiasKaiser/pydesignflow on SrcLog (holo style)

Add it to a GitHub README or profile — the card updates as the ranking changes:

How to clone pydesignflow

Clone via HTTPS

git clone https://github.com/TobiasKaiser/pydesignflow.git

Clone via SSH

[email protected]:TobiasKaiser/pydesignflow.git

Download ZIP

Download main.zip

Found an issue?

Report bugs or request features on the pydesignflow issue tracker:

Open GitHub Issues