High_Level_Synthesis_for_FPGAs

High_Level_Synthesis_for_FPGAs

zli87

This resource comes from UCSD’s 237C Parallel Programming for FPGAs. Currently, try to finish this tutorial through vitis_hls 2020.

1 Stars
0 Forks
1 Watchers
VHDL Language
Cost to Build
$28.61M
Market Value
$7.14M

Growth over time

4 data points  ·  2022-06-01 → 2025-04-01
Stars Forks Watchers
💬

How do you feel about this project?

Ask AI about High_Level_Synthesis_for_FPGAs

Question copied to clipboard

What is the zli87/High_Level_Synthesis_for_FPGAs GitHub project? Description: "This resource comes from UCSD’s 237C Parallel Programming for FPGAs. Currently, try to finish this tutorial through vitis_hls 2020.". Written in VHDL. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone High_Level_Synthesis_for_FPGAs

Clone via HTTPS

git clone https://github.com/zli87/High_Level_Synthesis_for_FPGAs.git

Clone via SSH

[email protected]:zli87/High_Level_Synthesis_for_FPGAs.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the High_Level_Synthesis_for_FPGAs issue tracker:

Open GitHub Issues