50.7x latency-optimized heterogeneous Vision Transformer (DeiT) hardware accelerator built on the Xilinx ZCU104 FPGA using DPU + custom HLS IPs.
What is the Bhavin-umatiya/ZCU104-ViT-Hardware-Accelerator GitHub project? Description: "50.7x latency-optimized heterogeneous Vision Transformer (DeiT) hardware accelerator built on the Xilinx ZCU104 FPGA using DPU + custom HLS IPs.". Written in Jupyter Notebook. Explain what it does, its main use cases, key features, and who would benefit from using it.
Question is copied to clipboard — paste it after the AI opens.
Clone via HTTPS
Clone via SSH
Download ZIP
Download main.zipReport bugs or request features on the ZCU104-ViT-Hardware-Accelerator issue tracker:
Open GitHub Issues