ZCU104-ViT-Hardware-Accelerator

ZCU104-ViT-Hardware-Accelerator

Bhavin-umatiya

50.7x latency-optimized heterogeneous Vision Transformer (DeiT) hardware accelerator built on the Xilinx ZCU104 FPGA using DPU + custom HLS IPs.

3 Stars
0 Forks
0 Watchers
Jupyter Notebook Language
42.1 SrcLog Score
Cost to Build
$2.7K
Market Value
$1.8K

Growth over time

2 data points  ·  2026-07-26 → 2026-08-10
Stars Forks Watchers
💬

How do you feel about this project?

Ask AI about ZCU104-ViT-Hardware-Accelerator

Question copied to clipboard

What is the Bhavin-umatiya/ZCU104-ViT-Hardware-Accelerator GitHub project? Description: "50.7x latency-optimized heterogeneous Vision Transformer (DeiT) hardware accelerator built on the Xilinx ZCU104 FPGA using DPU + custom HLS IPs.". Written in Jupyter Notebook. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone ZCU104-ViT-Hardware-Accelerator

Clone via HTTPS

git clone https://github.com/Bhavin-umatiya/ZCU104-ViT-Hardware-Accelerator.git

Clone via SSH

[email protected]:Bhavin-umatiya/ZCU104-ViT-Hardware-Accelerator.git

Download ZIP

Download main.zip

Found an issue?

Report bugs or request features on the ZCU104-ViT-Hardware-Accelerator issue tracker:

Open GitHub Issues