basic_verilog

basic_verilog

pConst

Must-have verilog systemverilog modules

1.8k Stars
398 Forks
1.8k Watchers
Verilog Language
Cost to Build
$5.94M
Market Value
$20.83M

Growth over time

6 data points  ·  2021-11-01 → 2025-04-01
Stars Forks Watchers
💬

How do you feel about this project?

Ask AI about basic_verilog

Question copied to clipboard

What is the pConst/basic_verilog GitHub project? Description: "Must-have verilog systemverilog modules". Written in Verilog. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone basic_verilog

Clone via HTTPS

git clone https://github.com/pConst/basic_verilog.git

Clone via SSH

[email protected]:pConst/basic_verilog.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the basic_verilog issue tracker:

Open GitHub Issues