hls_ldpc_dec

hls_ldpc_dec

cea-wind

Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..

37 Stars
16 Forks
37 Watchers
C++ Language
gpl-3.0 License
Cost to Build
$57.0K
Market Value
$98.9K

Growth over time

7 data points  ·  2021-08-01 → 2025-04-01
Stars Forks Watchers
💬

How do you feel about this project?

Ask AI about hls_ldpc_dec

Question copied to clipboard

What is the cea-wind/hls_ldpc_dec GitHub project? Description: "Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..". Written in C++. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone hls_ldpc_dec

Clone via HTTPS

git clone https://github.com/cea-wind/hls_ldpc_dec.git

Clone via SSH

[email protected]:cea-wind/hls_ldpc_dec.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the hls_ldpc_dec issue tracker:

Open GitHub Issues