verible
chipsalliance
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
937
Stars
165
Forks
937
Watchers
C++
Language
apache-2.0
License
Growth over time
8 data points · 2021-08-01 → 2023-06-01
Stars
Forks
Watchers
💬
How do you feel about this project?
Ask AI about verible
Question copied to clipboardWhat is the chipsalliance/verible GitHub project? Description: "Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server". Written in C++. Explain what it does, its main use cases, key features, and who would benefit from using it.
Question is copied to clipboard — paste it after the AI opens.
How to clone verible
Clone via HTTPS
git clone https://github.com/chipsalliance/verible.git
Clone via SSH
[email protected]:chipsalliance/verible.git
Download ZIP
Download master.zipFound an issue?
Report bugs or request features on the verible issue tracker:
Open GitHub Issues