5
Repos
9.9k
Stars
2.2k
Forks
9.9k
Watchers
Repositories (5)
chisel
chipsalliance/chisel
Scala
Chisel: A Modern Hardware Design Language
4.4k
637
rocket-chip
chipsalliance/rocket-chip
Scala
Rocket Chip Generator
3.5k
1.2k
verible
chipsalliance/verible
C++
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
937
165
firrtl
chipsalliance/firrtl
Scala
Flexible Intermediate Representation for RTL
748
181
Surelog
chipsalliance/Surelog
C++
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
272
63