A collection of generic VHDL/Verilog modules to be used in designs and projects.
What is the wruggeri/hdl-modules GitHub project? Description: "A collection of generic VHDL/Verilog modules to be used in designs and projects.". Written in VHDL. Explain what it does, its main use cases, key features, and who would benefit from using it.
Question is copied to clipboard — paste it after the AI opens.
Clone via HTTPS
Clone via SSH
Download ZIP
Download master.zipReport bugs or request features on the hdl-modules issue tracker:
Open GitHub Issues