drec-fpga-intro

viktor-prutyanov

Материалы для курсов по проектированию цифровых вычислительных систем

education

View on GitHub Website

103 Stars

39 Forks

103 Watchers

Verilog Language

mit License

100 SrcLog Score

Cost to Build

$1.13M

Market Value

$3.66M

How is this calculated?

Growth over time

8 data points · 2021-08-01 → 2026-04-01

Stars Forks Watchers

💬

How do you feel about this project?

Ask AI about drec-fpga-intro

Question copied to clipboard

What is the viktor-prutyanov/drec-fpga-intro GitHub project? Description: "Материалы для курсов по проектированию цифровых вычислительных систем". Written in Verilog. Explain what it does, its main use cases, key features, and who would benefit from using it.

Question is copied to clipboard — paste it after the AI opens.

How to clone drec-fpga-intro

Clone via HTTPS

git clone https://github.com/viktor-prutyanov/drec-fpga-intro.git

Clone via SSH

[email protected]:viktor-prutyanov/drec-fpga-intro.git

Download ZIP

Download master.zip

Found an issue?

Report bugs or request features on the drec-fpga-intro issue tracker:

Open GitHub Issues

Similar to drec-fpga-intro

freeCodeCamp free-programming-books You-Dont-Know-JS freecodecamp.cn 30-seconds-of-code js-must-watch learn-anything hacker101 Functional-Light-JS p5.js Python raspberry-pi-os ES6-for-humans sonic-pi udacity-nanodegrees rust-algorithms hackclub CTFd thimble.mozilla.org Anki-Android awesome-computer-science-opportunities classroom elm-cheat-sheet codeworld teaching-app-dev-swift oppia golang-examples books pyret-lang gpiozero